

CONTENTS

**Special Section on Hardware Architectures for Genetic,
Neural and Fuzzy Systems**

*Guest Editors: N. Nedjah (State University of Rio de Janeiro, Brazil),
H. Bouchachia (Univ. of Klagenfurt, Austria) and
L. de M. Mourelle (State University of Rio de Janeiro, Brazil)*

Editorial	iii
Analog Hardware Implementations of Artificial Neural Networks <i>N. Nedjah, R. M. da Silva and L. de M. Mourelle</i>	349
Scalable Architecture for High-Speed Multidimensional Fuzzy Inference Systems <i>I. Del Campo, J. Echanobe, K. Basterretxea and G. Bosque</i>	375
A Fuzzy-Updated Cache of Automata Matching for Embedded Network Processor <i>K.-K. Tseng, Y.-L. Lai, C.-C. Chen and C.-Y. Hsu</i>	401
Hardware Implementations of MLP Artificial Neural Networks with Configurable Topology <i>R. M. da Silva, N. Nedjah and L. de M. Mourelle</i>	417

Regular Papers

Design and Analysis of a Novel Low PDP Full Adder Cell <i>M. H. Ghadiry, A. K. A'Ain and M. Nadi S.</i>	439
Novel CMOS Technology-Based Linear Grounded Voltage Controlled Resistor <i>E. Yuce, S. Minaei and H. Alpaslan</i>	447

(Continued)

Cited in SciSearch[®], ISI Alerting Services, Current Contents[®]/Engineering,
Computing and Technology, Mathematical Reviews, INSPEC, io-port.net,
Compendex and Computer Abstracts.